Practice Always Block (3.5.1) - Verilog-Based RTL Design - SOC Design 1: Design & Verification

Practise this section

9 questions

Flashcard drill
3 cards from this section. Quick, good the night before a test.
Exercise
6 questions · about 4 min · pass mark 70%. Hints available.
Sign up to start the exercise
Quiz
3 questions · about 2 min · pass mark 70%. Hints available.
Sign up to start the quiz

6 sample questions

Question 1.
What does the always block do in Verilog?
Show hintHide hint
Think about how it relates to event-driven programming.
Question 2.
What type of assignments should you use inside an always block for sequential logic?
Show hintHide hint
Remember the difference between blocking and non-blocking.
3Question 3.
What does the always block in Verilog primarily handle?
- Event Handling
- Data Processing
- File I/O
Show hintHide hint
Think about the role of the always block in logic design.
4Question 4.
True or False: Non-blocking assignments are used to ensure the execution of statements occurs immediately in an always block.
- True
- False
Show hintHide hint
Consider how assignments behave differently.
Question 5.
Create an always block that implements an edge-triggered flip-flop that toggles its output on each rising clock edge.
Show hintHide hint
Remember the purpose of a flip-flop.
Question 6.
Design a simple counter that increments its value on every positive edge of a clock and resets to zero on a reset signal.
Show hintHide hint
Don’t forget to account for the reset condition.

5 more questions in this section. Enroll free to practise them all.