Practice Two Bus System Configuration (29.1.5.3) - Overview of DMA and Interrupt Driven I/O

Practice: Two Bus System Configuration

Lesson 29.1.5.3Overview of DMA and Interrupt Driven I/O

Practise this section

10 questions

Flashcard drill
4 cards from this section. Quick, good the night before a test.
Exercise
6 questions · about 4 min · pass mark 70%. Hints available.
Sign up to start the exercise
Quiz
4 questions · about 3 min · pass mark 70%. Hints available.
Sign up to start the quiz

6 sample questions

Question 1.
Define Direct Memory Access (DMA).
Show hintHide hint
Consider how data typically moves between devices and memory.
Question 2.
What is the main difference between burst transfer mode and cycle stealing?
Show hintHide hint
Think about how long the CPU has to wait in each mode.
3Question 3.
What does DMA stand for?
- Dedicated Memory Access
- Direct Memory Access
- Dynamic Memory Access
Show hintHide hint
Think about what DMA does.
4Question 4.
True or False: In burst transfer mode, the CPU remains idle until full data transfer is complete.
- True
- False
Show hintHide hint
Reflect on how long the CPU waits.
Question 5.
If a DMA is transferring 4MB of data in burst mode and every transfer is 512 bytes, how many times will the CPU suspend its operations?
Show hintHide hint
Use basic division to find the number of transfers.
Question 6.
Discuss how using cycle stealing can affect the overall time to complete a large data transfer compared to burst mode.
Show hintHide hint
Consider the trade-off between lower CPU idle time versus increased transfer duration.

6 more questions in this section. Enroll free to practise them all.