Practice Memory Data Register (mdr) (29.2.3) - Three Bus Architecture - Computer Organisation and Architecture - Vol 2

Practice: Memory Data Register (MDR)

Lesson 29.2.3Three Bus Architecture

Practise this section

8 questions

Flashcard drill
2 cards from this section. Quick, good the night before a test.
Exercise
6 questions · about 4 min · pass mark 70%. Hints available.
Sign up to start the exercise
Quiz
2 questions · about 1 min · pass mark 70%. Hints available.
Sign up to start the quiz

6 sample questions

Question 1.
What does the Memory Data Register (MDR) do?
Show hintHide hint
Think about what happens during data transfers in a computer.
Question 2.
How many ports does the MDR have in a three-bus architecture?
Show hintHide hint
Recall the design specifics of multi-bus systems.
3Question 3.
What does the Memory Data Register primarily do?
- Processes data only
- Holds data for transfer
- Sends signals to other components
Show hintHide hint
Focus on the primary function of the MDR.
4Question 4.
True or False: The three-bus architecture requires more temporary registers than a single bus architecture.
- True
- False
Show hintHide hint
Consider how the number of buses affects data handling.
Question 5.
Analyze a scenario where a CPU uses a single bus architecture to execute a series of instructions. Discuss how many temporary registers would be needed and evaluate the impact on processing speed compared to a three-bus architecture.
Show hintHide hint
Consider how many data transfers occur in a series of operations and how a bottleneck could be created.
Question 6.
Design a flowchart demonstrating the data path from the memory through the MDR to the ALU and back. Highlight where processing occurs and identify the role of each component.
Show hintHide hint
Diagram each component step and make clear the flow of information.

4 more questions in this section. Enroll free to practise them all.