Practice Instruction Register (29.2.4) - Three Bus Architecture - Computer Organisation and Architecture - Vol 2

Practice: Instruction Register

Lesson 29.2.4Three Bus Architecture

Practise this section

10 questions

Flashcard drill
4 cards from this section. Quick, good the night before a test.
Exercise
6 questions · about 4 min · pass mark 70%. Hints available.
Sign up to start the exercise
Quiz
4 questions · about 3 min · pass mark 70%. Hints available.
Sign up to start the quiz

6 sample questions

Question 1.
What is the role of the instruction register?
Show hintHide hint
Think about its name and what it does.
Question 2.
How many buses are in a three-bus architecture?
Show hintHide hint
Look at the architecture name.
3Question 3.
What is a primary function of the instruction register?
- Store data
- Hold the current instruction
- Transfer data
Show hintHide hint
Think about what the register name suggests.
4Question 4.
True or False: A three-bus architecture requires temporary registers to store data.
- True
- False
Show hintHide hint
Consider how data moves between components.
Question 5.
Explain how the three-bus architecture can lead to increased speed in instruction processing compared to a single bus architecture. Include examples of where delays could occur in a single-bus setup.
Show hintHide hint
Think about the sequential nature of single bus operations.
Question 6.
Given the interconnections in a three-bus architecture, analyze how a failure in one bus would affect the overall CPU function. What are alternative pathways available?
Show hintHide hint
Consider how the redundancy of multiple buses creates robustness.

6 more questions in this section. Enroll free to practise them all.