Practice Memory And Bus Architecture (31.1) - Memory and Bus Architecture

Practice: Memory and Bus Architecture

Lesson 31.1Memory and Bus Architecture

Practise this section

9 questions

Flashcard drill
4 cards from this section. Quick, good the night before a test.
Exercise
6 questions · about 4 min · pass mark 70%. Hints available.
Sign up to start the exercise
Quiz
3 questions · about 2 min · pass mark 70%. Hints available.
Sign up to start the quiz

6 sample questions

Question 1.
What does the Memory Address Register (MAR) do?
Show hintHide hint
Think about where the processor looks to find data.
Question 2.
What information does the Memory Data Register (MDR) hold?
Show hintHide hint
Consider the content of the MDR after fetching data.
3Question 3.
What does the Memory Address Register (MAR) hold?
- The data to be written
- The address of the data
- Status flags
Show hintHide hint
It’s where the processor looks for data locations.
4Question 4.
True or False: All data in a single-bus system flows directly to its destination without any rerouting.
- True
- False
Show hintHide hint
Think about how simple it can be.
Question 5.
Create a detailed diagram representing both single and three-bus architectures, showing the flow of data from memory to registers. Highlight where control signals are necessary.
Show hintHide hint
Focus on how each part interacts and denote control signal requirements.
Question 6.
Write an analysis comparing the execution time of an instruction in single-bus versus three-bus architectures using a specific example of an arithmetic operation.
Show hintHide hint
Consider how the bus connections influence the overall speed.

5 more questions in this section. Enroll free to practise them all.