Practice Design Objective For Controllers (19.4.2) - Finite State Machine Implementation for ADD R1,M

Practise this section

9 questions

Flashcard drill
3 cards from this section. Quick, good the night before a test.
Exercise
6 questions · about 4 min · pass mark 70%. Hints available.
Sign up to start the exercise
Quiz
3 questions · about 2 min · pass mark 70%. Hints available.
Sign up to start the quiz

6 sample questions

Question 1.
What does FSM stand for?
Show hintHide hint
Think of a machine that has several states.
Question 2.
What role does the Program Counter play?
Show hintHide hint
Where does the CPU look for the next command?
3Question 3.
What does the MFC signal indicate?
- Memory function pending
- Memory function complete
- Memory function failed
Show hintHide hint
Consider when the CPU can proceed.
4Question 4.
True or False: Control signals are only internal to the CPU.
- True
- False
Show hintHide hint
Think about where signals come from.
Question 5.
Design an FSM for a simple arithmetic instruction. Outline state transitions and control signals.
Show hintHide hint
Use examples from our discussion about `ADD` instructions.
Question 6.
Evaluate the trade-offs between dedicated FSMs for each instruction versus a merged FSM architecture.
Show hintHide hint
Consider performance versus complexity.

5 more questions in this section. Enroll free to practise them all.