Practice Steps For Accessing Memory Data (10.5.1) - Basic Architecture for a Single Unit Bus

Practise this section

10 questions

Flashcard drill
4 cards from this section. Quick, good the night before a test.
Exercise
6 questions · about 4 min · pass mark 70%. Hints available.
Sign up to start the exercise
Quiz
4 questions · about 3 min · pass mark 70%. Hints available.
Sign up to start the quiz

6 sample questions

Question 1.
What does the Control Unit do in a CPU?
Show hintHide hint
Think of the control unit as the traffic director for data.
Question 2.
What is the purpose of the Memory Address Register (MAR)?
Show hintHide hint
Remember, MAR points where to find data in memory.
3Question 3.
What should be enabled for a register to output data?
- Control Signal
- Data Line
- Address Bus
Show hintHide hint
Think about what initiates data flow.
4Question 4.
A contention situation occurs when:
- True
- False
Show hintHide hint
Imagine traffic jam with more cars than paths!
Question 5.
Describe what would happen if both R1 and R2 are set to output to the internal bus without proper control.
Show hintHide hint
What analogy can you think of with traffic?
Question 6.
If the timing of signals in a CPU is off, what kinds of errors can occur?
Show hintHide hint
How does a synchronization clock help prevent this?

6 more questions in this section. Enroll free to practise them all.