Practice Propagation Delay (6.5.1) - Digital CMOS Logic Design - Part 1: Principles of Digital CMOS Logic Gates

Practice: Propagation Delay

Lesson 6.5.1Digital CMOS Logic Design - Part 1: Principles of Digital CMOS Logic Gates

Practise this section

8 questions

Flashcard drill
2 cards from this section. Quick, good the night before a test.
Exercise
6 questions · about 4 min · pass mark 70%. Hints available.
Sign up to start the exercise
Quiz
2 questions · about 1 min · pass mark 70%. Hints available.
Sign up to start the quiz

6 sample questions

Question 1.
What is propagation delay?
Show hintHide hint
Think about timing in a circuit.
Question 2.
Name one factor that affects propagation delay.
Show hintHide hint
Consider the elements involved in signal propagation.
3Question 3.
What is propagation delay?
- The speed of a CPU
- Time for input change to affect output
- A type of error in circuits
Show hintHide hint
Think about the effect of input changes in logic gates.
4Question 4.
True or False: Increasing parasitic resistance generally decreases propagation delay.
- True
- False
Show hintHide hint
Consider how resistance behaves in an electrical context.
Question 5.
A digital circuit experiences a significant propagation delay due to high capacitance. Discuss four methods you could apply to reduce this delay.
Show hintHide hint
Think about ways to adjust the physical design of the circuit.
Question 6.
If a CMOS gate has a propagation delay of 5 ns with certain capacitance and resistance values, and you double the transistor size, explain the expected effect on propagation delay.
Show hintHide hint
Consider the effects of size on capacitance.

4 more questions in this section. Enroll free to practise them all.